iLLD_TC27xC  1.0
IfxPsi5s_cfg.h
Go to the documentation of this file.
1 /**
2  * \file IfxPsi5s_cfg.h
3  * \brief Psi5s on-chip implementation data
4  * \ingroup IfxLld_Psi5s
5  *
6  * \version iLLD_0_1_0_10
7  * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
8  *
9  *
10  * IMPORTANT NOTICE
11  *
12  *
13  * Infineon Technologies AG (Infineon) is supplying this file for use
14  * exclusively with Infineon's microcontroller products. This file can be freely
15  * distributed within development tools that are supporting such microcontroller
16  * products.
17  *
18  * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
19  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
20  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
21  * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
22  * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
23  *
24  */
25 
26 #ifndef IFXPSI5S_CFG_H
27 #define IFXPSI5S_CFG_H 1
28 
29 /******************************************************************************/
30 /*----------------------------------Includes----------------------------------*/
31 /******************************************************************************/
32 
33 #include "Scu/Std/IfxScuCcu.h"
34 #include "Scu/Std/IfxScuWdt.h"
35 #include "_Reg/IfxPsi5s_bf.h"
36 #include "_Reg/IfxPsi5s_reg.h"
38 #include "Src/Std/IfxSrc.h"
39 
40 /******************************************************************************/
41 /*-----------------------------------Macros-----------------------------------*/
42 /******************************************************************************/
43 
44 #define IFXPSI5S_NUM_CHANNELS 8
45 
46 #define IFXPSI5S_STEP_RANGE 1024
47 
48 #define IFXPSI5S_WDT_COUNT 7
49 
50 #define IFXPSI5S_SLOT_COUNT 6
51 
52 #define IFXPSI5S_ENABLE_CHANNELTRIGGER (1 << 8)
53 
54 #define IFXPSI5S_ENABLE_CHANNEL (1 << 16)
55 
56 #define IFXPSI5S_BG_RANGE 8192
57 
58 #define IFXPSI5S_FDV_RANGE 2048
59 
60 #define IFXPSI5S_BAUDRATE_1562500 1562500
61 
62 /** \brief //0x00FF0000
63  */
64 #define IFXPSI5S_GCR_CHANNELS_ENABLE_MASK ((1 << IFXPSI5S_NUM_CHANNELS) - 1) << 16
65 
66 #define IFXPSI5S_GCR_CHANNEL_TRIGGER_COUNTERS_ENABLE_MASK ((1 << IFXPSI5S_NUM_CHANNELS) - 1) << 8
67 
68 #define IFXPSI5S_DEFAULT_SLOWCLOCK_FREQ 4000000
69 
70 #define IFXPSI5S_DEFAULT_FASTCLOCK_FREQ 6000000
71 
72 #define IFXPSI5S_DEFAULT_TIMESTAMP_FREQ 1000000
73 
74 
75 #endif /* IFXPSI5S_CFG_H */