iLLD_TC27xC  1.0
IfxDsadc_PinMap.h
Go to the documentation of this file.
1 /**
2  * \file IfxDsadc_PinMap.h
3  * \brief DSADC I/O map
4  * \ingroup IfxLld_Dsadc
5  *
6  * \version iLLD_0_1_0_10
7  * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
8  *
9  *
10  * IMPORTANT NOTICE
11  *
12  *
13  * Infineon Technologies AG (Infineon) is supplying this file for use
14  * exclusively with Infineon's microcontroller products. This file can be freely
15  * distributed within development tools that are supporting such microcontroller
16  * products.
17  *
18  * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
19  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
20  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
21  * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
22  * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
23  *
24  * \defgroup IfxLld_Dsadc_pinmap DSADC Pin Mapping
25  * \ingroup IfxLld_Dsadc
26  */
27 
28 #ifndef IFXDSADC_PINMAP_H
29 #define IFXDSADC_PINMAP_H
30 
31 #include <_Reg/IfxDsadc_reg.h>
32 #include <_Impl/IfxDsadc_cfg.h>
33 #include <Port/Std/IfxPort.h>
34 
35 /** \addtogroup IfxLld_Dsadc_pinmap
36  * \{ */
37 
38 /** \brief DS negative pin mapping structure */
39 typedef const struct
40 {
41  Ifx_DSADC* module; /**< \brief Base address */
42  uint8 channel; /**< \brief Channel number */
43  IfxPort_Pin pin; /**< \brief Port pin */
44  Ifx_RxSel select; /**< \brief Input multiplexer value */
46 
47 /** \brief DS positive pin mapping structure */
48 typedef const struct
49 {
50  Ifx_DSADC* module; /**< \brief Base address */
51  uint8 channel; /**< \brief Channel number */
52  IfxPort_Pin pin; /**< \brief Port pin */
53  Ifx_RxSel select; /**< \brief Input multiplexer value */
55 
56 /** \brief CIN pin mapping structure */
57 typedef const struct
58 {
59  Ifx_DSADC* module; /**< \brief Base address */
60  uint8 channel; /**< \brief Channel number */
61  IfxPort_Pin pin; /**< \brief Port pin */
62  Ifx_RxSel select; /**< \brief Input multiplexer value */
64 
65 /** \brief DIN pin mapping structure */
66 typedef const struct
67 {
68  Ifx_DSADC* module; /**< \brief Base address */
69  uint8 channel; /**< \brief Channel number */
70  IfxPort_Pin pin; /**< \brief Port pin */
71  Ifx_RxSel select; /**< \brief Input multiplexer value */
73 
74 /** \brief ITR pin mapping structure */
75 typedef const struct
76 {
77  Ifx_DSADC* module; /**< \brief Base address */
78  uint8 channel; /**< \brief Channel number */
79  IfxPort_Pin pin; /**< \brief Port pin */
80  Ifx_RxSel select; /**< \brief Input multiplexer value */
82 
83 /** \brief CGPWM pin mapping structure */
84 typedef const struct
85 {
86  Ifx_DSADC* module; /**< \brief Base address */
87  IfxPort_Pin pin; /**< \brief Port pin */
88  IfxPort_OutputIdx select; /**< \brief Port control code */
90 
91 /** \brief SG pin mapping structure */
92 typedef const struct
93 {
94  Ifx_DSADC* module; /**< \brief Base address */
95  IfxPort_Pin pin; /**< \brief Port pin */
96  Ifx_RxSel select; /**< \brief Input multiplexer value */
98 
99 /** \brief COUT pin mapping structure */
100 typedef const struct
101 {
102  Ifx_DSADC* module; /**< \brief Base address */
103  uint8 channel; /**< \brief Channel number */
104  IfxPort_Pin pin; /**< \brief Port pin */
105  IfxPort_OutputIdx select; /**< \brief Port control code */
107 
108 IFX_EXTERN IfxDsadc_Cgpwm_Out IfxDsadc_CGPWMN_P00_5_OUT; /**< \brief DSADC_CGPWMN: DSADC output */
109 IFX_EXTERN IfxDsadc_Cgpwm_Out IfxDsadc_CGPWMN_P02_0_OUT; /**< \brief DSADC_CGPWMN: DSADC output */
110 IFX_EXTERN IfxDsadc_Cgpwm_Out IfxDsadc_CGPWMN_P33_11_OUT; /**< \brief DSADC_CGPWMN: DSADC output */
111 IFX_EXTERN IfxDsadc_Cgpwm_Out IfxDsadc_CGPWMP_P00_6_OUT; /**< \brief DSADC_CGPWMP: DSADC output */
112 IFX_EXTERN IfxDsadc_Cgpwm_Out IfxDsadc_CGPWMP_P02_1_OUT; /**< \brief DSADC_CGPWMP: DSADC output */
113 IFX_EXTERN IfxDsadc_Cgpwm_Out IfxDsadc_CGPWMP_P33_12_OUT; /**< \brief DSADC_CGPWMP: DSADC output */
114 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN0A_P00_11_IN; /**< \brief DSADC_CIN0A: DSADC input */
115 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN0B_P33_5_IN; /**< \brief DSADC_CIN0B: DSADC input */
116 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN1A_P00_9_IN; /**< \brief DSADC_CIN1A: DSADC input */
117 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN1B_P33_3_IN; /**< \brief DSADC_CIN1B: DSADC input */
118 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN2A_P00_5_IN; /**< \brief DSADC_CIN2A: DSADC input */
119 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN2B_P33_1_IN; /**< \brief DSADC_CIN2B: DSADC input */
120 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN3A_P00_3_IN; /**< \brief DSADC_CIN3A: DSADC input */
121 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN3B_P02_7_IN; /**< \brief DSADC_CIN3B: DSADC input */
122 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN4A_P00_7_IN; /**< \brief DSADC_CIN4A: DSADC input */
123 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN4B_P02_5_IN; /**< \brief DSADC_CIN4B: DSADC input */
124 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN5A_P00_1_IN; /**< \brief DSADC_CIN5A: DSADC input */
125 IFX_EXTERN IfxDsadc_Cin_In IfxDsadc_CIN5B_P02_3_IN; /**< \brief DSADC_CIN5B: DSADC input */
126 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT0_P00_11_OUT; /**< \brief DSADC_COUT0: DSADC output */
127 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT0_P33_5_OUT; /**< \brief DSADC_COUT0: DSADC output */
128 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT1_P00_9_OUT; /**< \brief DSADC_COUT1: DSADC output */
129 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT1_P33_3_OUT; /**< \brief DSADC_COUT1: DSADC output */
130 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT2_P00_5_OUT; /**< \brief DSADC_COUT2: DSADC output */
131 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT2_P33_1_OUT; /**< \brief DSADC_COUT2: DSADC output */
132 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT3_P00_3_OUT; /**< \brief DSADC_COUT3: DSADC output */
133 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT3_P02_7_OUT; /**< \brief DSADC_COUT3: DSADC output */
134 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT4_P00_7_OUT; /**< \brief DSADC_COUT4: DSADC output */
135 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT4_P02_5_OUT; /**< \brief DSADC_COUT4: DSADC output */
136 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT5_P00_1_OUT; /**< \brief DSADC_COUT5: DSADC output */
137 IFX_EXTERN IfxDsadc_Cout_Out IfxDsadc_COUT5_P02_3_OUT; /**< \brief DSADC_COUT5: DSADC output */
138 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN0A_P00_12_IN; /**< \brief DSADC_DIN0A: DSADC input */
139 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN0B_P33_6_IN; /**< \brief DSADC_DIN0B: DSADC input */
140 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN1A_P00_10_IN; /**< \brief DSADC_DIN1A: DSADC input */
141 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN1B_P33_4_IN; /**< \brief DSADC_DIN1B: DSADC input */
142 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN2A_P00_6_IN; /**< \brief DSADC_DIN2A: DSADC input */
143 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN2B_P33_2_IN; /**< \brief DSADC_DIN2B: DSADC input */
144 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN3A_P00_4_IN; /**< \brief DSADC_DIN3A: DSADC input */
145 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN3B_P02_8_IN; /**< \brief DSADC_DIN3B: DSADC input */
146 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN4A_P00_8_IN; /**< \brief DSADC_DIN4A: DSADC input */
147 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN4B_P02_6_IN; /**< \brief DSADC_DIN4B: DSADC input */
148 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN5A_P00_2_IN; /**< \brief DSADC_DIN5A: DSADC input */
149 IFX_EXTERN IfxDsadc_Din_In IfxDsadc_DIN5B_P02_4_IN; /**< \brief DSADC_DIN5B: DSADC input */
150 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS0NA_AN3_IN; /**< \brief DSADC_DS0NA: DSADC: negative analog input channel of DSADC 0 pin A */
151 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS1NA_AN1_IN; /**< \brief DSADC_DS1NA: DSADC: negative analog input channel of DSADC 1 pin A */
152 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS2NA_AN21_IN; /**< \brief DSADC_DS2NA: DSADC: negative analog input channel of DSADC 2 pin A */
153 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS2NB_AN25_IN; /**< \brief DSADC_DS2NB: DSADC: negative analog input channel of DSADC 2 pin B */
154 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS2NB_P40_1_IN; /**< \brief DSADC_DS2NB: DSADC: negative analog input channel of DSADC 2, pin B */
155 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS3NA_AN37_IN; /**< \brief DSADC_DS3NA: DSADC: negative analog input channel of DSADC 3 pin A */
156 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS3NA_P40_7_IN; /**< \brief DSADC_DS3NA: DSADC: negative analog input channel of DSADC 3, pin A */
157 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS3NB_AN39_IN; /**< \brief DSADC_DS3NB: DSADC: negative analog input channel of DSADC 3 pin B */
158 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS3NB_P40_9_IN; /**< \brief DSADC_DS3NB: DSADC: negative analog input channel of DSADC 3, pin B */
159 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS3NC_AN45_IN; /**< \brief DSADC_DS3NC: DSADC: negative analog input channel of DSADC 3 pin C */
160 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS3ND_AN47_IN; /**< \brief DSADC_DS3ND: DSADC: negative analog input channel of DSADC 3 pin D */
161 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS4NA_P00_7_IN; /**< \brief DSADC_DS4NA: DSADC input */
162 IFX_EXTERN IfxDsadc_Dsn_In IfxDsadc_DS5NA_P00_1_IN; /**< \brief DSADC_DS5NA: DSADC input */
163 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS0PA_AN2_IN; /**< \brief DSADC_DS0PA: DSADC: positive analog input channel of DSADC 0 pin A */
164 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS1PA_AN0_IN; /**< \brief DSADC_DS1PA: DSADC: positive analog input channel of DSADC 1 pin A */
165 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS2PA_AN20_IN; /**< \brief DSADC_DS2PA: DSADC: positive analog input channel of DSADC 2 pin A */
166 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS2PB_AN24_IN; /**< \brief DSADC_DS2PB: DSADC: positive analog input channel of DSADC 2 pin B */
167 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS2PB_P40_0_IN; /**< \brief DSADC_DS2PB: DSADC: positive analog input channel of DSADC 2, pin B */
168 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS3PA_AN36_IN; /**< \brief DSADC_DS3PA: DSADC: positive analog input channel of DSADC 3 pin A */
169 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS3PA_P40_6_IN; /**< \brief DSADC_DS3PA: DSADC: positive analog input channel of DSADC 3, pin A */
170 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS3PB_AN38_IN; /**< \brief DSADC_DS3PB: DSADC: positive analog input channel of DSADC 3 pin B */
171 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS3PB_P40_8_IN; /**< \brief DSADC_DS3PB: DSADC: positive analog input channel of DSADC 3, pin B */
172 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS3PC_AN44_IN; /**< \brief DSADC_DS3PC: DSADC: positive analog input channel of DSADC 3 pin C */
173 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS3PD_AN46_IN; /**< \brief DSADC_DS3PD: DSADC: positive analog input channel of DSADC 3 pin D */
174 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS4PA_P00_8_IN; /**< \brief DSADC_DS4PA: DSADC input */
175 IFX_EXTERN IfxDsadc_Dsp_In IfxDsadc_DS5PA_P00_2_IN; /**< \brief DSADC_DS5PA: DSADC input */
176 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR0E_P33_0_IN; /**< \brief DSADC_ITR0E: DSADC input */
177 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR0F_P33_4_IN; /**< \brief DSADC_ITR0F: DSADC input */
178 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR1E_P33_1_IN; /**< \brief DSADC_ITR1E: DSADC input */
179 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR1F_P33_5_IN; /**< \brief DSADC_ITR1F: DSADC input */
180 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR2E_P33_2_IN; /**< \brief DSADC_ITR2E: DSADC input */
181 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR2F_P33_6_IN; /**< \brief DSADC_ITR2F: DSADC input */
182 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR3E_P02_8_IN; /**< \brief DSADC_ITR3E: DSADC input */
183 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR3F_P00_9_IN; /**< \brief DSADC_ITR3F: DSADC input */
184 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR4E_P02_7_IN; /**< \brief DSADC_ITR4E: DSADC input */
185 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR4F_P00_6_IN; /**< \brief DSADC_ITR4F: DSADC input */
186 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR5E_P02_6_IN; /**< \brief DSADC_ITR5E: DSADC input */
187 IFX_EXTERN IfxDsadc_Itr_In IfxDsadc_ITR5F_P00_3_IN; /**< \brief DSADC_ITR5F: DSADC input */
188 IFX_EXTERN IfxDsadc_Sg_In IfxDsadc_SGNA_P00_4_IN; /**< \brief DSADC_SGNA: DSADC input */
189 IFX_EXTERN IfxDsadc_Sg_In IfxDsadc_SGNB_P33_13_IN; /**< \brief DSADC_SGNB: DSADC input */
190 
191 /** \brief Table dimensions */
192 #define IFXDSADC_PINMAP_NUM_MODULES 1
193 #define IFXDSADC_PINMAP_NUM_CHANNELS 6
194 #define IFXDSADC_PINMAP_CGPWM_OUT_NUM_ITEMS 6
195 #define IFXDSADC_PINMAP_CIN_IN_NUM_ITEMS 2
196 #define IFXDSADC_PINMAP_COUT_OUT_NUM_ITEMS 2
197 #define IFXDSADC_PINMAP_DIN_IN_NUM_ITEMS 2
198 #define IFXDSADC_PINMAP_DSN_IN_NUM_ITEMS 4
199 #define IFXDSADC_PINMAP_DSP_IN_NUM_ITEMS 4
200 #define IFXDSADC_PINMAP_ITR_IN_NUM_ITEMS 6
201 #define IFXDSADC_PINMAP_SG_IN_NUM_ITEMS 2
202 
203 
204 /** \brief IfxDsadc_Cgpwm_Out table */
206 
207 /** \brief IfxDsadc_Cin_In table */
209 
210 /** \brief IfxDsadc_Cout_Out table */
212 
213 /** \brief IfxDsadc_Din_In table */
215 
216 /** \brief IfxDsadc_Dsn_In table */
218 
219 /** \brief IfxDsadc_Dsp_In table */
221 
222 /** \brief IfxDsadc_Itr_In table */
224 
225 /** \brief IfxDsadc_Sg_In table */
227 
228 /** \} */
229 
230 #endif /* IFXDSADC_PINMAP_H */